ReAgnus Board (Design Complete)

Help & news on accelerators from TF, Amiga, Atari, CD32 etc

Moderators: terriblefire, Terriblefire Moderator

neilo40
Posts: 36
Joined: Fri May 08, 2020 10:47 am

Re: ReAgnus Board (Design Complete)

Post by neilo40 » Tue May 26, 2020 6:18 pm

Fantastic! Are you planning to engineer the firmware from scratch or start with one of the existing (non cycle accurate) implementations, like minimig?

a500king
Posts: 2
Joined: Tue May 26, 2020 6:31 pm

Re: ReAgnus Board (Design Complete)

Post by a500king » Tue May 26, 2020 6:52 pm

Awesome idea and the board looks sweet.

Will you be releasing the Verilog/VHDL rtl source?

Beyond a physical board, cycle-accurate replacement modules will help a variety of causes like other FPGA-based amiga reimplementations.

Thanks for your efforts!

terriblefire
Moderator Team
Moderator Team
Posts: 4411
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
YouTube: terriblefire
Contact:

Re: ReAgnus Board (Design Complete)

Post by terriblefire » Tue May 26, 2020 6:55 pm

I'm planning to do a re-implementation but of course i'll just start with a compile of Minimig to get going.. or maybe aoOCS. I think that code is cleaner anyways.

After i have a baseline to prove it works i'll get traces on the Logic analyser and watch the cycles with real agnus vs re-agnus.

I'll release it all but with the usual 6 month delay to keep the parasites from making a quick buck.
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."

a500king
Posts: 2
Joined: Tue May 26, 2020 6:31 pm

Re: ReAgnus Board (Design Complete)

Post by a500king » Tue May 26, 2020 8:39 pm

Here's what I use for capturing Agnus traces on my HP 16700s and 16900:

https://www.techtravels.org/2013/03/bug ... -on-agnus/
bug_katcher_installed.jpg
Bug Katcher on Agnus
bug_katcher_installed.jpg (233.38 KiB) Viewed 5821 times

Aeberbach
Posts: 100
Joined: Mon Dec 16, 2019 10:24 pm

Re: ReAgnus Board (Design Complete)

Post by Aeberbach » Tue May 26, 2020 9:54 pm

Amazing, Amiga will never die as long as people keep doing great projects like this.

(Chucky's 1.5 ReAmiga release got me started on a new machine also)

terriblefire
Moderator Team
Moderator Team
Posts: 4411
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
YouTube: terriblefire
Contact:

Re: ReAgnus Board (Design Complete)

Post by terriblefire » Tue May 26, 2020 10:15 pm

Maximilian wrote:
Tue May 26, 2020 4:41 pm
Thaty is an amazing project, :D
(wasn't someone else doing the same?)
@Icky has a similar board for the H4 but based on MAX 10 chips.
Are there any pins over on the FPGA and the bus buffers?
If wired to a couple of pads those could be used for upgrades or feature selection like Pal/Ntsc.
Just a thought..
Yeah i am toying with ideas for stuff like that but TBH right now the goal is just to compile minimig into it.
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."

terriblefire
Moderator Team
Moderator Team
Posts: 4411
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
YouTube: terriblefire
Contact:

Re: ReAgnus Board (Design Complete)

Post by terriblefire » Tue May 26, 2020 10:17 pm

a500king wrote:
Tue May 26, 2020 8:39 pm
Here's what I use for capturing Agnus traces on my HP 16700s and 16900:

https://www.techtravels.org/2013/03/bug ... -on-agnus/

bug_katcher_installed.jpg
i'd thought about this then realized almost all of those pins come out to the either the 68000 socket or the ram expansion socket.
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."

terriblefire
Moderator Team
Moderator Team
Posts: 4411
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
YouTube: terriblefire
Contact:

Re: ReAgnus Board (Design Complete)

Post by terriblefire » Wed May 27, 2020 12:11 am

5 pieces are ordered with partial assembly. Without buffers or fpga they were £7 each.

Remaining BOM is 1 x ICE40 FPGA. 10 x bus buffers. 10 x 100nF 0805 Caps
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."

Maximilian
Posts: 218
Joined: Thu Feb 28, 2019 5:02 pm

Re: ReAgnus Board (Design Complete)

Post by Maximilian » Wed May 27, 2020 2:09 am

Maximilian wrote:
Tue May 26, 2020 4:41 pm
Thaty is an amazing project, :D
(wasn't someone else doing the same?)
Found it (German):
https://www.forum64.de/index.php?thread ... /&pageNo=1
Not a lot of info on it, he digitized high res die pictures and used his software to reproduce a schema.

He is using a MAX10 chip also, but he's very busy so his project will probably te some time to complete....

terriblefire
Moderator Team
Moderator Team
Posts: 4411
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
YouTube: terriblefire
Contact:

Re: ReAgnus Board (Design Complete)

Post by terriblefire » Wed May 27, 2020 8:20 am

Maximilian wrote:
Wed May 27, 2020 2:09 am
Found it (German):
https://www.forum64.de/index.php?thread ... /&pageNo=1
Not a lot of info on it, he digitized high res die pictures and used his software to reproduce a schema.

He is using a MAX10 chip also, but he's very busy so his project will probably te some time to complete....
Ok cool. I have the schematics in pdf form and a few other sources.

But the first thing to do for me is get the whole thing running roughly with Minimig/aoOCS etc. Just to prove the hardware works.
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."

Post Reply

Return to “Terriblefire's channel”